Stability oriented SRAM performance optimization in subthreshold operation by Makosiej, Adam et al.
Stability oriented SRAM performance optimization in
subthreshold operation
Adam Makosiej, Olivier Thomas, Andrei Vladimirescu, Amara Amara
To cite this version:
Adam Makosiej, Olivier Thomas, Andrei Vladimirescu, Amara Amara. Stability oriented
SRAM performance optimization in subthreshold operation. 2011 Subthreshold Microelec-




Submitted on 24 Nov 2011
HAL is a multi-disciplinary open access
archive for the deposit and dissemination of sci-
entific research documents, whether they are pub-
lished or not. The documents may come from
teaching and research institutions in France or
abroad, or from public or private research centers.
L’archive ouverte pluridisciplinaire HAL, est
destine´e au de´poˆt et a` la diffusion de documents
scientifiques de niveau recherche, publie´s ou non,
e´manant des e´tablissements d’enseignement et de
recherche franc¸ais ou e´trangers, des laboratoires
publics ou prive´s.
Stability oriented SRAM performance optimization in subthreshold operation 
Adam Makosiej1, Olivier Thomas3, Andrei Vladimirescu1,2, and Amara Amara1 
1Institut Supérieur d’Electronique de Paris, France 
2 Berkeley Wireless Research Center, UC Berkeley 
3 CEA, LETI, MI,ATEC, F-38054, Grenoble 
 
In this work we are analyzing the 6T SRAM cell operation in subthreshold using the 32nm UTBB-FDSOI [1] 
technology. As a first step an analytical model is developed allowing an accurate estimation of Static Noise 
Margin (SNM) [2] in all operation modes. The basic equations for retention and read were presented in [3]. Here, 
we include the DIBL, body factor and all cell voltages as parameters and demonstrate the equation for write 
SNM. Figs. 1-3, show an excellent correlation with SPICE simulation results, especially as compared to the 
simplified model as in [3]. Thus, it becomes possible to perform a complete static analysis of SRAM stability 
based only on a few technology parameters (DIBL, subthreshold slope, threshold voltages, body factor), which 
are easily extractible either from the model or silicon measurements. The optimum tradeoffs between cell 
transistors VTs for best stability in subthreshold for read and retention are presented in Fig.4,5 and are consistent 
with [4]. Fig.6 extends the analysis to write SNM. Due to the high steepness of write stability plot, ensuring 
proper operation in this mode becomes the main limitation for aggressive VDD scaling (Fig.6). It should be 
mentioned however, that as the analysis is based on subthreshold equations, the write stability in Fig.6 for 
VTN<0.4V is underestimated. Fig.7 depicts the influence of typical write assist techniques (under driving the 
bitline, modifying wordline voltage and increasing VSS) on the read and write stability (for AVT=1.1mVµm) for 
VTs optimized for top retention stability (VTN=451mV, VTP=412mV). It can be noted, that setting VBL=-0.1V 
(write bitline voltage) gives the write µ/σ=5.66, while maintaining read µ/σ>9. As presented in Fig.7, the balance 
between these values can be further adjusted by increasing either VSS or VWL.Fig.8 depicts results of the same 
analysis for another VT set, for which the read µ/σ=6 (VTN=451mV, VTP=528mV).  
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mean/sigma(WSNM) for various VTN/VTP ratios at Vdd=0.4V
NMOS Vth [V]
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Eq.1 Read mode equation (D,A,L- Driver, Acces and Load transistors respectively; 
indexes 1 and 2 correspond to left and right half cells; η- DIBL; γ- body factor; I- 
transistor current for VGS=VT) 
Eq.2 Write mode equation (S- subthreshold slope; Vth- thermal voltage; VBN- 
NMOS body bias; VBL- read bitline voltage; VBBL- write bitline voltage) 
Figs.1-3 Comparison of equation (dashed), simple equation (dotted) and SPICE (solid) butterfly curves for retention, read and write at VDD=0.4 
Figs.4-6 Evaluation of µ/σ for retention, read and write in function of VTN/VTP ratio at VDD=0.4V 
Fig.7 Assessment of write assist 
techniques on read and write µ/σ 
(from ELDO simulations) for VTs 
adjusted for top retention stability 
 
Fig.8 Assessment of write assist 
techniques on read and write µ/σ 
(from ELDO simulations) for VTs 
adjusted for initial read µ/σ=6 
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